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(57) ABSTRACT 
Growth of thermoelectric materials in the form of quantum 
well superlattices on three-dimensionally structured sub-
strates provide the means to achieve high conversion effi-
ciency of the thermoelectric module combined with inexpen-
siveness of fabrication and compatibility with large scale 
production. Thermoelectric devices utilizing thermoelectric 
materials in the form of quantum well semiconductor super-
lattices grown on three-dimensionally structured substrates 
provide improved thermoelectric characteristics that can be 
used for power generation, cooling and other applications. 
10 Claims, 4 Drawing Sheets 
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HIGH EFFICIENCY THERMOELECTRIC 
MATERIALS AND DEVICES 
STATEMENT REGARDING FEDERALLY 
SPONSORED RESEARCH OR DEVELOPMENT 
The invention titled "High Efficiency Thermoelectric 
Materials and Devices" was made with Government (NASA) 
support and the Government (NASA) has certain rights in this 
invention. 
CROSS-REFERENCES TO RELATED 
APPLICATIONS 
Not applicable. 
FIELD OF THE INVENTION 
The present invention relates to thermoelectric materials 
and devices, method of fabrication of thermoelectric materi-
als and devices and applications of the same as coolers, heat-
ers and power converters. Inmore detail, thepresent invention 
is related to three-dimensionally structured thermoelectric 
materials utilizing enhanced thermoelectric properties in 
quantum-size structures, such as quantum wells, quantum 
wires or quantum dots, and method of fabrication of said 
material by depositing the enhanced-performance thermo-
electric layers on three-dimensionally structured templates. 
The thermoelectric materials of the present invention will 
improve the cooling/heating or conversion efficiency of ther-
moelectric materials and will improve the performance of 
thermoelectric devices. 
BACKGROUND OF THE INVENTION 
Thermoelectric (TE) devices are used in a wide range of 
commercial, military and aerospace applications. For a non-
limiting example, applications of TE materials in NASA mis-
sions are important due to high premium of power generation 
in such missions to convert waste heat from turbine engines, 
hot sides of aircraft etc. into electric energy. Radioisotope 
thermoelectric generators (RTGs) were used by NASA in 25 
U.S. missions (including Apollo missions to the Moon, the 
Viking missions to Mars, and the Pioneer, Voyager, Ulysses, 
Galileo, and Cassini missions to the outer solar system) since 
196. However, at present commercially available TE devices 
typically offer limited heat to electricity conversion efficien-
cies, well below the fundamental thermodynamic (Carrot) 
limit due to limited Figure of Merit, ZT of thermoelectric 
materials: 
ZT–s'6T/K 
where S, a, T, and K=K e+Kp are, respectively, the Seebeck 
coefficient, electrical conductivity, temperature, and thermal 
conductivity consisting from electron and phonon parts [H. J. 
Goldsmid, Thermoelectric Refrigeration, Plenum Press, New 
York 1964]. 
The ZT of the material is related to the efficiency of the TE 
device as: 
(1 + ZT) 112 -1 
7—y(1+ ZT) 1/2+That /T Od 
where Tho, and T,o,, are temperatures (in K) of hot and cold 
side of the TE material. 
From the 1960s to the 1990s, only incremental gains were 
achieved in increasing ZT, with the (Bi 1 _xSb,) 2(Se 1 _,Te,) 3 
alloy family remaining the best commercial material with 
ZT-1. The breakthrough in material science in high ZT TE 
5 materials occurred in 1990s when low-dimensional materials 
systems [L. D. Hicks, et al., Phys. Rev. B: Condens. Matter 
Mater. Phys. 1996, 53, R10493], [J. Heremans, in Thermo-
electric Materials 2003 Research and Applications, MRS 
Symp. Proc. (Eds: G. S. Nolas, J. Yang, T. P. Hogan, D. C. 
io Johnson), Materials Research Society Press, Pittsburgh, Pa. 
2004, pp. 3-14], [T. Koga, et al., in Thermoelectric Materi-
als—The Next Generation Materials for Small-Scale Refrig-
eration and Power Generation Applications, MRS Symp., 
MRS Press, Pittsburgh, Pa., 2000, pp. Z4.3.1-4.3.6] were 
15 shown to exhibit significantly higher ZT value than that in 
bulk materials. In conventional 3D crystalline systems the 
quantities S, a, and K are interrelated such as independent 
control of these variables to increase ZT is very difficult: an 
increase in S typically results in a decrease in a, and a 
20 decrease in a produces a decrease in the electronic contribu-
tion to K, following the Wiedemann-Franz law [A. Bejan, A. 
D: Allan, Heat Transfer Handbook Wiley, New York, 2003, p. 
1338]. This is not the case for materials with reduced dimen-
sionality, such as quantum wells, QW (21)), quantum wires 
25 (1 D) and quantum dots, QD (OD) where introduction of a new 
variable (length scale) permits to decouple the aforemen-
tioned parameters and to optimize them simultaneously. For 
example, this is accomplished by the introduction of many 
interfaces, which scatter phonons more effectively than elec- 
30 trons, or by filtering out the low-energy electrons at the inter-
facial energy barriers, thus allowing the development of 
nanostructured materials with enhanced ZT, suitable for ther-
moelectric applications. However, despite of theoretical pre-
dictions and experimental demonstrations such materials are 
35 yet to found practical applications. The deficiencies of the 
approaches know to those skilled in the art can be understood 
from the following considerations: 
U.S. Pat. Nos. 5,436,467 and 5,550,387 titled "Superlattice 
quantum well thermoelectric material' and "Superlattice 
4o quantum well material' issued to Elsner, et al. on Jul. 25,1995 
and on Aug. 27, 1996 respectively teach a multi-layer super-
lattice quantum well thermoelectric material using materials 
for the layers having the same crystalline structure (illustrated 
in FIG. 1). A preferred embodiment is a superlattice of Si and 
45 SiGe, both of which have a cubic structure. Another preferred 
embodiment is a superlattice of Boron-Carbon (B C) 
alloys, the layers of which would be different stoichiometric 
forms of B C but in all cases the crystalline structure would 
be alpha rhombohedral. Molecular Beam Epitaxy (MBE) on 
50 essentially planar substrates is disclosed as a technique for 
fabricating of such thermoelectric materials and devices. 
While thin (up to few micrometers) films of such materials 
can be indeed fabricated to have significantly enhanced ZT 
values, fabrication of muchthicker layers needed forpractical 
55 applications with such a technique is neither cost effective nor 
even feasible (material thicknesses anywhere from l Os of um 
to mm are required, depending on particular parameters of the 
TE device and its use, such as heat sink parameters, boundary 
resistances, etc). 
60 	 U.S. Pat. No. 5,866,292 titled "Thermoelectric material' 
issued to Nishimoto on Mar. 23,1999 is effectively expanding 
the range of semiconductor materials comprising quantum 
well superlattice (to FeS 2 semiconductor, PbTe semiconduc-
tor and BiTe semiconductor) while offering (magnetron) 
65 sputtering on essentially planar as a preferred deposition 
method and providing more narrow range of quantum well 
thicknesses to achieve enhanced ZT. While sputtering is 
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known as more economic process than MBE, deposition of 	 previously in relation to deficiencies of U.S. Pat. Nos. 5,436, 
practical thicknesses multilayer structures of acceptable qual- 	 467 and 5,550,387 are still valid. 
ity (low defect density, etc.) is barely feasible and clearly 	 U.S. Pat. No. 6,969,679 titled "Fabrication of nanoscale 
impractical. 	 thermoelectric devices" issued to Okamura, et al. on Nov. 29, 
U.S. Pat. No. 5,886,390 titled "Thermoelectric material 5 2005 teaches thermoelectric material and device utilizing 
with diffusion-preventive layer" issued to Nishimoto on Mar. 	 nanowires forming by plating into porous aluminum tem- 
23, 1999 teaches a quantum well multilayer with a diffusion- 	 plate. While with this technique the thickness of the thermo- 
preventive layer being interposed between neighboring con- 	 electric material is limited only by the thickness of the porous 
ductive layers and barrier layers. Diffusion between the con- 	 alumina membrane (which can be in 10s or 100s of um as 
ductive layers and the barrier layers under high-temperature 10 known to those skilled in the art), the main deficiency of such 
conditions is prevented, and the thermoelectric material 	 an approach is the insufficient density of nanowires to provide 
maintains high performance standards at high temperatures. 	 practical TE materials and devices with high cooling/heating 
This patent also suggests sputtering on essentially planar 	 or conversion efficiency. It is well known that porous alumina 
substrates as a deposition technique, hence, all the deficien- 	 membranes of sufficient thickness (with l Os or 100s um) has 
cies of previously reviewed U.S. Pat. No. 5,866,292 are still 15 pores with diameters typically exceeding 50 run. On the other 
valid. 	 hand, it is well known for those skilled in the art that TE 
U.S. Pat. No. 6,060,656 titled "Si/Site superlattice struc- 	 nanowires with <50 nm in diameter are preferable for high 
tures for use in thermoelectric devices" is sued to Dres selhaus, 	 efficiency TE materials. While the diameter of the pores in 
et al. on May 9, 2000 teaches A superlattice structure for use 	 porous alumina can be reduced by, for example, conformal 
in thermoelectric power generation systems includes m layers 20 coating of the pore walls, this would significantly reduce the 
of a first one of Silicon and Antimony doped Silicon-Germa- 	 nanowire filling fraction, indicating that the heat propagation 
nium alternating with n layers of Silicon-Germanium which 	 through porous alumina host would dominate. Providing the 
provides a superlattice structure having a thermoelectric fig- 	 electrical circuitry as taught by this patent to contact indi- 
ure of merit which increases with increasing temperature 	 vidual nanowires is impractical from fabrication standpoint. 
above the maximum thermoelectric figure of merit achievable 25 	 U.S. Pat. No. 7,342,169 titled "Phonon-blocking, electron- 
for bulk SiGe alloys. It suggests MBE deposition on essen- 	 transmitting low-dimensional structures" issued to Venkata- 
tially planar surfaces, so all arguments provided previously in 	 subramanian, et al. on U.S. Pat. No. 7,342,169 is teaching a 
relation to deficiencies of U.S. Pat. Nos. 5,436,467 and 5,550, 	 thermoelectric structure comprising: a superlattice film of at 
387 are still valid. 	 least first and second material systems having different lattice 
U.S. Pat. Nos. 6,096,964 and 6,096,965 titled "Quantum 30 constants and interposed in contact with each other; a physi- 
well thermoelectric material on thin flexible substrate" and 	 cal interface at which said at least first and second material 
"Quantum well thermoelectric material on organic substrate" 	 systems are joined with a lattice mismatch and at which 
respectively, both issued to Ghamaty, et al. on Aug. 1, 2000 	 structural integrity of said first and second material systems is 
teach the thermoelectric elements having a very large number 	 maintained; said superlattice film of at least first and second 
of alternating layers of semiconductor material (such as 35 material systems having a charge carrier transport direction 
Si/SiGe) deposited on a very thin flexible substrate. These 	 normal to said physical interface and the superlattice film 
patents teach use of magnetron sputtering of quantum well 	 having a thickness of at least approximately 1.35 um wherein 
superlattice on essentially planar structures, so all the pro- 	 said superlattice film of at least first and second material 
vided previously arguments related to deficiencies of U.S. 	 systems and said physical interface comprise a superlattice 
Pat. No. 5,866,292 are still valid. 	 40 structure with the lattice mismatch at said interface occurring 
U.S. Pat. No. 6,452,206 titled "Superlattice structures for 	 in a plane of epitaxial growth of said at least two material 
use in thermoelectric devices" issuedto Harman, et al. on Sep. 	 systems and providing an acoustic mismatch to reduce ther- 
19, 2002 teaches a superlattice structure includes m mono- 	 mal conduction across said physical interface; and orthogo- 
layers of a first barrier material alternating with n monolayers 	 nally-quantum-confined superlattice phonon-blocking elec- 
of a second quantum well material with a pair of monolayers 45 trop-transmitting structures. The deficiency of this patent is 
defining a superlattice period and each of the materials having 	 similar to those reviewed previously in relation to U.S. Pat. 
a relatively smooth interface therebetween. The patent 	 Nos. 5,436,467, 5,550,387 and 5,866,292. 
teaches the use of a material comprising a plurality of epi- 	 Fabrication of TE materials with enhanced efficiencies of 
taxially grown (by MBE) alternating layers of materials A and 	 cooling/heating or conversion by means of chemical synthe- 
B, where materials A and B are substantially lattice matched 50 sis of bulk materials with nanoinclusions as described, for a 
in a direction perpendicular to the direction of growth and are 	 nonlimiting example, in [K. F. Hsu, et al., Science 2004, 303, 
formed from materials which provide a thermoelectric figure 	 818], is also included here as a reference. However, the ZT of 
of merit greater than 1.7 and which increases with increasing 	 such materials is still significantly lower than that of MBE- 
temperature. Since the patent suggests MBE deposition on 	 grown materials. 
essentially planar surfaces, so all arguments provided previ-  55 	 To conclude, new designs of TE materials and fabrication 
ously in relation to deficiencies of U.S. Pat. Nos. 5,436,467 	 techniques need to be developed to realize the promise of 
and 5,550,387 are still valid. 	 quantum-size structure-enhancement of ZT. 
U.S. Pat. Nos. 6,444,896 and 6,605,772 titled "Quantum 
dot thermoelectric materials and devices" and "Nanostruc- 	 SUMMARY OF THE INVENTION 
tured thermoelectric materials and devices" respectively 60 
issued to Harman, et al. on Sep. 3, 2002 and Aug. 12, 2003 
	
It is an object of the present invention to provide a new 
respectively teach the thermoelectric materials and devices 	 design of thermoelectric material and device that would uti- 
utilizing quantum-dot superlattice (QDSL) structures to 	 lize significant ZT enhancement combined with sufficient 
enhance ZT of the material (shown in FIG. 3). In both cases 	 thickness to achieve significantly enhanced cooling/heating 
QDSL is provided on essentially planar substrate and epi-  65 or conversion efficiencies of TE device. It is another object of 
taxial growth (such as with MBE) is suggested is a means for 	 the present invention to provide the practical and cost-effec- 
deposition of the material. Hence, all the arguments provided 	 tive method of fabrication of such a material and device. 
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According to the first embodiment of the present invention 
the improved cooling, heating or conversion efficiency ther-
moelectric material consists of the three-dimensionally struc-
tured substrate having the host material with surface (or 
walls) and removed material, or pores, with quantum well 
superlattice deposited on the pore walls, said superlattice 
structure containing at least two layers of semiconductor 
materials and with electronic properties and thicknesses cho-
sen such as the structure posses significant thermoelectric 
conversion efficiency and provides efficient blocking of ther-
mal conductance combined with the good electrical conduc-
tivity in the direction normal to said substrate. 
According to the second embodiment of the present inven-
tion, the method of manufacturing of high efficiency thermo-
electric material is comprising providing a substrate having 
first and second surface with said first surface being struc-
tured to achieve high surface-to-volume ratio, and confor-
mally coating said structured surface of a substrate with high 
thermoelectric efficiency quantum well superlattice. 
BRIEF DESCRIPTION OF THE DRAWINGS 
These and other features and advantages of presently pre-
ferred non-limiting illustrative exemplary embodiments will 
be better and more completely understood by referring to the 
following detailed description in connection with the draw-
ings, of which: 
FIG. 1 is an exemplary diagrammatic drawing of the prior 
art high-ZT thermoelectric material employing quantum well 
multilayer; 
FIG. 2 is an exemplary diagrammatic drawing of the prior 
art high-ZT thermoelectric material employing quantum wire 
array made by plating porous alumina template; 
FIG. 3 is an exemplary diagrammatic drawing of the prior 
art high-ZT thermoelectric material employing regimented 
quantum dot array; 
FIG. 4 is an exemplary diagrammatic drawing of the high-
ZT thermoelectric material of the first embodiment of the 
present invention comprising quantum well multilayer 
deposited on 3D-structured template. 
FIG. 5a is an SEM image of the top surface and cleaved 
side surface of macroporous silicon array coated with Sb 2Te3 
layer. 
FIG. 5b is a magnified SEM image of the cleavage of the 
macroporous silicon array coated with Sb 2Te3 layer showing 
clearly the conformal coating of the pores. 
DETAILED DESCRIPTION OF THE INVENTION 
According to the first embodiment of the present invention 
the improved cooling, heating or conversion efficiency ther-
moelectric material has the structure illustrated in FIG. 4. The 
thermoelectric material consists of the three-dimensionally 
structured substrate 4.1 having the host material 4.1 with 
surface (or walls) 4.3 and removed material, or pores, 4.2, 
with quantum well superlattice 4.4 deposited on the pore 
walls, said superlattice structure containing at least two layers 
of semiconductor materials 4.5 and 4.6 with electronic prop-
erties and thicknesses chosen such as the structure posses 
significant thermoelectric conversion efficiency and provides 
efficient blocking of thermal conductance combined with the 
good electrical conductivity in the direction normal to said 
substrate. For a nonlimiting example, said substrate can com-
prise a layer of macroporous silicon electrochemically etched 
on silicon substrate by methods known to those skilled in the 
art with pore aspect ratio (length: diameter of the pore) in the 
range of 10 to 1000 and pore diameters in the range of 200 mu 
6 
and 10 um. Alternatively, other porous semiconductor mate-
rials fabricated by means of electrochemical etching can be 
employed as well. Still alternatively said structured substrate 
can be fabricated by means of patterning and reactive ion 
5 etching of initially planar substrate. The pore walls can be 
additionally smoothed by adding additional anisotropic wet 
chemical etching step after the electrochemical, chemical or 
reactive ion etching. A buffer (electrically conductive or elec-
trically isolated) layer can be also grown on the pore walls 
io prior to the coating the walls with quantum well superlattice. 
The porous substrate, serving effectively as a template for 
quantum well superlattice growth with three-dimensional 
(3D) structure can be later removed by means of chemically 
selective etching and optionally the 3D-structured quantum 
15 well superlattice can be refilled with another material to pro-
vide mechanical reinforcement, electrical and/or thermal 
contact. The conformal deposition of quantum well superlat-
tice can be performed by Chemical Vapor Deposition (CVD) 
technique or some of its variations (such as, for a nonlimiting 
20 example Low Pressure CVD, or Ultralow Pressure CVD), by 
Atomic Layer Deposition (ALD), by molecular beam epitaxy 
(MBE) or by any other vacuum deposition technique known 
to those skilled in the art. Alternatively, the conformal depo-
sition of quantum well superlattice can be performed by wet 
25 chemical process, such as electrochemical or electroless plat-
ing. The high-efficiency quantum well superlattice can have 
the composition and structure such as those already known to 
those skilled in the art. The phonon blocking/electron trans-
mitting regime can be realized across the quantum well layer. 
30 In such a realization the structured substrate should have high 
thermal conductivity and should be in good thermal contact 
with, for a nonlimiting example, high temperature reservoir, 
while the other side of the quantum well superlattice should 
be in a good contact with, for a nonlimiting example, a low 
35 temperature reservoir. Such a realization is beneficial for the 
applications where relatively small thermal gradients 
between the hot and cold reservoir are expected (within few 
10s of degrees K). Alternatively, the phonon blocking/elec-
tron transmitting regime can be realized along the quantum 
40 well layer. In such a realization the heat and electrical con-
ductance will happen across the substrate. Such a realization 
is expected to be beneficial for applications where significant 
difference (>10 degrees K) is expected between the hot and 
cold side. In both such cases deposition of few 100 mu quan- 
45 tum well superlattice layer on the pore walls will result in 
thermoelectric material with significantly enhanced ZT of up 
to few 100s of micrometers thick, as required by most appli-
cations of thermoelectric materials, thus providing the means 
to overcome the deficiencies of the prior art realizations of 
5o quantum-size effect enhanced thermoelectric materials. 
For a nonlimiting example, the macroporous silicon is 
grown onp-doped (100) oriented double side polished silicon 
substrate with resistivity in the range of 30 and 100 Ohm cm 
with preliminary fabricated array of depressions or etch pits, 
55 said etch pits being fabricated by thermal oxidation of silicon 
wafer, photolithography, chemical etching of oxide layer 
through photoresist mask with reactive ion etching and then 
etching said etch pits in 40% KOH aqueous solution at 60 to 
100° C. temperature with oxide being removed in HE solution 
6o after etch pit definition. Said silicon wafer with defined etch 
pits is being coated by the contact layer from the back side 
(i.e., the side which does not have the etch pits) and being 
placed in electrochemical etching cell with electrolyte made 
of 5 to 10% HF, 10 to 30% ethanol and 60 to 85% diemeth- 
65 ylsulfoxide and the current density of between 2 mA/cm 2 to 
20 mA/cm2 being applied for 30 min to 20 hours, when the 
macroporous silicon layer is being etched. According to this 
US 8,569,740 B2 
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illustrative example, after the completion of electrochemical 
etching the backside electric contact layer is being stripped by 
wet chemical etching (for example, if the back contact is of 
gold, aqua regina can be used). Further, the pore walls can be 
smoothened by exposing the etched macroporous silicon 
layer to diluted KOH/H 20/ethanol solution at temperatures 
between 30° C. and 60° C. The wafer with formed 
macroporous silicon layer can be then placed inAtomic Layer 
Deposition machine and Bi 2Te3/Sb2Te3 superlattice with, for 
a nonlimiting example, 10 A/50 A layers of these materials 
will be deposited. FIGS. 5a and 5b showing exemplary SEM 
images of the MPSi layer coated with Sb2Te3 material by the 
method provided in this nonlimiting example. It should be 
noted that other types of quantum well superlattices can be 
deposited either by ALD or LP CVD technique. Ion Implan-
tation can be used to dope the deposited layers. Follow on 
annealing also can be used to anneal out the defects. 
Applications of TE materials of the present invention are 
expected in NASA missions to convert waste heat from tur-
bine engines, hot sides of aircraft etc. into electric energy, in 
radioisotope thermoelectric generators (RTGs). Another 
expected application of the TE materials of the present inven-
tion is thermoelectric cooling (TEC). For example, electron-
ics market requires development of miniaturized TECs with 
much improved efficiency. 
While the invention has been described in connection with 
what is presently considered to be the most practical and 
preferred embodiment, it is to be understood that the inven-
tion is not to be limited to the disclosed embodiments. There-
fore, the metes and bounds of invention are defined by the 
claims not by this specification and are intended to cover 
various modifications and equivalent arrangements included 
within the scope of those claims 
What is claimed is: 
1. A thermoelectric material comprising: 
a structured substrate having a plurality of elongated pores, 
each elongated pore being defined by walls of the pore 
consisting of the material of the substrate and the walls 
of the pores extending from at least one face of the 
substrate in a direction substantially normal to the face 
of the substrate, and 
8 
a semiconductor quantum well superlattice of at least two 
layers of semiconductor material, having dissimilar 
characteristics from each other and being deposited 
directly on each other, coating a wall of each of the 
5 	 plurality of elongated pores of said structured substrate. 
2. The thermoelectric material of claim 1, wherein one of 
the semiconductor materials is Bi 2Te3 and the other semicon-
ductor material is Sb 2Te3 . 
3. The thermoelectric material of claim 1, wherein each 
10 layer of the semiconductor quantum well superlattice has a 
thickness in the range of 10 A to 50 A. 
4. The thermoelectric material of claim 1, wherein the 
structured substrate is of the material Si. 
5. The thermoelectric material of claim 1, wherein each of 
15 the plurality of pores has a pore aspect ratio in the range of 10 
to 1000 and a pore diameter in the range of 0.2 µm to 10 µm. 
6. A thermoelectric material comprising: 
• structured substrate having a plurality of elongated pores, 
each elongated pore being defined by walls of the pore 
20 consisting of the material of the substrate and the walls 
of the pores extending from at least one face of the 
substrate in a direction substantially normal to the face 
of the substrate, 
• buffer layer coating a wall of each of the plurality of 
25 	 elongated pores of said structured substrate, and 
• semiconductor quantum well superlattice of at least two 
layers of semiconductor material, having dissimilar 
characteristics from each other and being deposited 
directly on each other, coating the buffer layer. 
30 	 7. The thermoelectric material of claim 6, wherein one of 
the semiconductor materials is Bi 2Te3 and the other semicon- 
ductor material is Sb 2Te3 . 
8. The thermoelectric material of claim 6, wherein each 
layer of the semiconductor quantum well superlattice has a 
35 thickness in the range of 10 A to 50 A. 
9. The thermoelectric material of claim 6, wherein the 
structured substrate is of the material Si. 
10. The thermoelectric material of claim 6, wherein each of 
the plurality of pores has a pore aspect ratio in the range of 10 
40 to 1000 and a pore diameter in the range of 0.2 µm to 10 µm. 
